

Publications in International Journals

1. **R.K. Nagaria**, P. Venkateswaran, S.K. Sanyal and R. Nandi, “New simple integrators and differentiators using current feedback amplifiers”, *Frequenz: Journal of Telecommunications (Germany)*, Vol.57, pp.119-122, May/June 2003, ISSN: 0016-1136.
2. P. Venkateswaran, **R.K. Nagaria**, S.K. Sanyal and R. Nandi, “Dual- input single- tunable integrators / differentiators using current feedback amplifier”, *International Journal of Electronics (IJE)*, Vol.90, No.2, pp.109-115, 2003, ISSN: 0020-7217.
3. R. Nandi, A. Goswami, **R.K. Nagaria** and S.K. Sanyal, “Voltage- tunable differential integrator and differentiator using current feedback amplifier”, *IEICE Trans. on Electronics (Japan)*, Vol. 86-C, No.11, pp.2329-2331, Nov. 2003, ISSN: 1745-1353.
4. **R.K.Nagaria**, M.Gopi Krishna and Rakesh Kr. Singh, “Comparative Performance of Low Voltage CMOS-CFOA Suitable for Analog VLSI”, *WSEAS Trans. on Electronics*, Issue 6, Vol. 5, pp. 226-231, June 2008, ISSN: 1109-9445.
5. **R.K.Nagaria**, “On the New Design of CFA based Voltage Controlled Integrator/ Differentiator Suitable for Analog Signal Processing”, *WSEAS Trans. on Electronics*, Issue 6, Vol. 5, pp. 232-237, June 2008, ISSN: 1109-9445.
6. Shiv Shankar Mishra, S.Wairya, **R.K.Nagaria**, and S.Tiwari, “New Design Methodologies for High Speed Low Power XOR-XNOR Circuits”, *Journal of World Academy of Science, Engineering & Technology (WASET)*, Vol.55, No.35, pp. 200-206, July 2009, ISSN: 2010-3778.
7. BaibaswataMohapatra, **RajendraK.Nagaria** and SudarshanTiwari, “A Review of Survivable WDM Optical Networks for Unicast and Multicast Traffic”, *International Journal of Computer Sciences and Engineering Systems (IJCSSES)*, Vol.3, No.3, pp.257- 264, August 2009, ISSN: 0973-4406.
8. Adarsh Kumar Agrawal, S. Wairya, **R.K.Nagaria** and S.Tiwari, “A New Mixed Gate Diffusion Input Full Adder Topology for High Speed Low Power Digital Circuits”, *World Applied Sciences Journal (Special Issue of Computer & IT)*, Vol.7, pp. 138-144, 2009, ISSN: 1818-4952.
9. Pankaj Kumar Sharma, **R.K.Nagaria** and T.N.Sharma, “Power Efficiency Improvement in OFDM System using SLM with Adaptive Nonlinear Estimator”, *World Applied Sciences Journal (Special Issue of Computer & IT)*, Vol.7, pp. 145- 151, 2009, ISSN: 1818-4952.
10. SorabhKamthey, T.N.Sharma, **R.K.Nagaria** and S.Wairya, “A Novel Design for Testability of Multiple Precharged Domino CMOS Circuits”, *World Applied Sciences Journal (Special Issue of Computer & IT)*, Vol.7, pp. 175-181, 2009, ISSN: 1818-4952.

11. **R.K.Nagar**, Rakesh Kumar Singh and SubodhWairya, “ On the new design of sinusoid voltage controlled oscillators using multiplier in CFA based double integrator loop”, *Journal of Circuits, Systems and Computers (JCSC)*, Vol. 19, No.5, pp. 939-948, Aug, 2010. ISSN: 0218-1266.
12. H.K.Singh, S.Agarwal, S.Singh, B.Mohapatra, **R.K.Nagar** and S. Tiwari, “Performance Comparison of Protection Strategies in WDM Mesh Networks”, *Journal of Telecommunications & Information Technology (JTIT)*, Vol. 1, pp. 62- 69, 2010, ISSN: 1509-4553.
13. B.Mohapatra, **R.K.Nagar** and S.Tiwari, “Performance Analysis of Restoration Schemes in Survivable WDM Mesh Networks”, *International Journal of Recent Trends in Engineering (IJRTE)*, Vol.3, No.1, pp.65-69, July 2010, ISSN: 2455–1457.
14. SubodhWairya, **Rajendra Kumar Nagar** and SudarshanTiwari, “New Design Methodologies for High-Speed Low-Voltage 1 Bit CMOS Full Adder Circuits”, *International Journal of Computer Technology and Application (JCTA)*, Vol. 2, No.3, pp. 190- 198, 2011, ISSN: 1934-7332.
15. SubodhWairya, **Rajendra Kumar Nagar** and SudarshanTiwari, “New Design Methodologies for High Speed Mixed- Mode CMOS Full Adder Circuits”, *International Journal of VLSI Design and Communication Systems (VLSICS)*, Vol.2, No.2, pp. 78-98, June 2011, ISSN: 0976-1527.
16. **R.K. Nagar** and Rakesh Kumar Singh, “Realization of linear voltage controlled sinusoid oscillator/ immittance functions using current feedback amplifier”, *Journal of Active & Passive Electronic Devices (JAPED)*. Vol. 6, No.1-2, pp. 109-117, March 2011, ISSN: 1555-0281.
17. B.Mohapatra, **R.K. Nagar** and S. Tiwari, “Guaranteed Protection in Survivable WDM Mesh Networks- New ILP Formulations for Link Protection and Path Protection”, *Journal of Telecommunication & Information Technology (JTIT)*, Vol. 4, pp. 108-114, 2011, ISSN: 1509-4553.
18. Pankaj Kumar Sharma, **R.K.Nagar** and T.N.Sharma, “Enhancement of Power Efficiency in OFDM System by SLM with Pre-distortion Technique,” *Journal of Telecommunications & Information Technology (JTIT)*, Vol. 4, pp. 86-91, 2011, ISSN: 1509-4553.
19. SubodhWairya, **Rajendra Kumar Nagar** and SudarshanTiwari, “Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design”, *VLSI Design*, Vol. 2012, Article ID 173079, pp. 1-18, 2012, ISSN: 1065514X.
20. SubodhWairya, **Rajendra Kumar Nagar** and SudarshanTiwari, “Comparative Performance Analysis of XOR-XNOR Function based High- Speed CMOS Full Adder Circuits for Low Voltage VLSI Design”, *International Journal of VLSI Design and Communication Systems (VLSICS)*, Vol.3, No.2, pp. 221-242, April 2012, ISSN: 0976-1527.

21. ShipraUpadhyay, **R.K.Nagar**, and R.A.Mishra ,“ Complementary Energy Path Adiabatic Logic based Full Adder Circuit”, *Journal of World Academy of Science, Engineering & Technology (WASET)*, Vol.66 , pp. 161-166, June 2012, ISSN:2010-3778.
22. Pankaj Kumar Sharma & **R.K.Nagar**, “An SLM based PAPR Reduction Method using New VolterraPredistorter Model in the OFDM System”, *WSEAS Transactions on Communications*, Vol. 11, No. 10, pp. 367-374, October 2012,ISSN:2224-2864.
23. Amit Kumar Pandey, Ram Awadh Mishra and **Rajendra Kumar Nagar**, “Low power dynamic buffer circuits”, *International Journal of VLSI Design & Communication Systems (VLSICS)*,Vol.3, No.5,53-65,October 2012, ISSN: 0976-1527.
24. Amit Kumar Pandey, Vivek Mishra, Ram Awadh Mishra, **Rajendra Kumar Nagar** and V. K. Rao, “ Conditional precharge dynamic buffer circuit”, *International Journal of Computer Applications*, Vol.60, No.6, pp.45-52, December 2012, ISSN: 0975-8887.
25. Amit Kumar Pandey, Ram Awadh Mishra and **Rajendra Kumar Nagar**, “Leakage power analysis of domino XOR gate”, *ISRN Electronics*, Vol.2013, Article Id 271316, pp.1-7, January 2013, ISSN: 2356-7872.
26. Amit Kumar Pandey, Vivek Mishra, Ram Awadh Mishra, **Rajendra Kumar Nagar** and V. K. Rao, “Design of a low power domino buffer circuit”, *The Mediterranean Journal of Electronics and Communication*, Vol.9, No.1, pp.485-493, January 2013, ISSN:1744-2400.
27. Amit Kumar Pandey, Ram Awadh Mishra and **Rajendra Kumar Nagar**, “Performance analysis of novel domino XNOR gate in sub 45n CMOS technology”, *World Scientific and Engineering Academy and Society (WSEAS), Journal of Circuit and System*, Vol.12, No.2, pp.48-57, February 2013, ISSN: 1109-2734.
28. Amit Kumar Pandey, Ram Awadh Mishra and **Rajendra Kumar Nagar**, “Static switching dynamic buffer circuit”, *Journal of Engineering*, Vol. 2013, Article Id 646214, pp.1-11, March 2013, ISSN: 2314-4904.
29. Amit Kumar Pandey, Jayant Tiwari, Ram Awadh Mishra, **Rajendra Kumar Nagar** and Manish Tiwari, “Design of new low leakage power domino XOR circuit”, *International Journal of Computer Applications*, Vol.65, No.1, pp.28-32, March 2013, ISSN: 0975-8887.
30. ShipraUpadhyay, R.A. Mishra, **R. K. Nagar** and S. P. Singh,“DFAL: Diode free adiabatic logic circuits”, *ISRN Electronics*, Vol. 2013, pp. 1-12, 2013, ISSN: 2356-7872.
31. ShipraUpadhyay, **R. K. Nagar** and R. A. Mishra, “Low-power adiabatic computing with improved quasi static energy recovery logic”, *VLSI Design*, Vol. 2013, Article ID-726324, pp. 1-9, August 2013, ISSN: 1065-514X.

32. ShipraUpadhyay, R. A. Mishra, **R. K. Nagaria**, S.P. Singh and AmitShukla, "Triangular power supply based adiabatic logic circuits", *World Applied Sciences Journal (WASJ)*, Vol. 24, No. 4, pp. 444-450, August 2013, ISSN: 1818-4952.
33. ShipraUpadhyay, **R. K. Nagaria** and R. A. Mishra, "Performance improvement of GFCAL circuits", *International Journal of Computer Applications*, Vol.78, No.5, pp. 29-37, September 2013, ISSN:0975-8887.
34. ShipraUpadhyay, R.A. Mishra and **R.K. Nagaria**, "Performance analysis of modified QSERL circuit", *International Journal of VLSI design & Communication Systems (VLSICS)*, Vol.4, No.4, pp. 19-30, August 2013, ISSN: 0976-1527.
35. Sankit R Kassa, **R.K.Nagaria**, "A novel design of quantum dot cellular automata 5-input majority gate with some physical proofs", *Journal of Computational Electronics, Springer Publication*, Vol. 15, No. 1, pp.324-334, March 2016, ISSN: 1569-8025.
36. Sankit R Kassa, **R.K.Nagaria**, "LEakage Control TRANsistor (LECTRA): A novel Approach for Leakage Reduction in Low Power VLSI Design", *Journal of Active and Passive Electronic Devices (JAPED)*, Vol. 11, No. 1, pp. 53-77, March 2016, ISSN: 1555-0281.
37. Sankit R Kassa, **R.K.Nagaria**, "An innovative low power Full Adder design in Nano Technology based Quantum Dot Cellular Automata", *Journal of Low Power Electronics*, Volume 12, No. 2, pp. 107-111, June 2016, ISSN:1546-1998.
38. Sankit R Kassa, **R.K.Nagaria**, "A Novel Design for 4-Bit Code Converters in Quantum Dot Cellular Automata", *Journal of Low Power Electronics*, Volume 13, No. 3, pp. 482-488, 2017, ISSN: 1546-1998.
39. Avaneesh K. Dubey, and **R.K. Nagaria**, "Optimization for offset and kickback-noise in novel CMOS double-tail dynamic comparator: A low-power, high-speed design approaches using bulk-driven load," *Microelectronics Journal*, Volume 78, 2018, Pages 1-10, ISSN 0026-2692.
40. Avaneesh K. Dubey, and **R. K. Nagaria**. "Enhanced Gain Low-Power CMOS Amplifiers: A Novel Design Approach Using Bulk-Driven Load and Introduction to GACOBATECHNIQUE." *Journal of Circuits, Systems and Computers (JCSC)*, Vol. 27, No. 13 (2018) 1850204 (17 pages). ISSN (print): 0218-1266 | ISSN (online): 1793-6454.
41. Avaneesh K. Dubey, and **R. K. Nagaria**, "Design and analysis of an Energy-efficient High-Speed CMOS Double tail Dynamic Comparator with reduced kickback noise effect", *Journal of Circuits, Systems and Computers (JCSC)*, Vol. 28, No. 9 (2019) 1950157 (18 pages), ISSN 1793-6454.
42. Ankur Kumar, and **R. K. Nagaria**. "A new leakage-tolerant high speed comparator based domino gate for wide fan-in OR logic for low power VLSI circuits." *Integration, the VLSI Journal*, Vol. 63 (2018), pp. 174-184. ISSN: 0167-9260.

43. S.R. Kassa, **R.K. Nagaria** and R. Karthik, "Energy efficient neoteric design of a 3-input majority gate with its implementation and physical proof in quantum dot cellular automata." *Nano communication networks*, Vol. 15, (2018), pp. 28-40. ISSN:1878-7789
44. Ankur Kumar, and **R.K. Nagaria**, "A new process variation and leakage-tolerant domino circuit for wide fan-in OR gates," *Analog Integrated Circuits and Signal Processing*, pp.1-17.ISSN:1573-1979.
45. Pratosh Kumar Pal, and **R. K. Nagaria**, "A Low Power Low Supply MOS-Only Subthreshold Voltage Reference for Wide Temperature Range," *Advances in Electrical and Electronic Engineering*, Vol. 17, no. 2 (2019),pp. 167-178.ISSN: 1804-3119.
46. Pratosh Kumar Pal, and **R.K. Nagaria**, "A Low-Power, Sub-1-V All-MOSFET Subthreshold Voltage Reference Using Body Biasing." *Journal of Circuits, Systems and Computers*, Vol. 28, No. (13), 2019: 1950215.ISSN 1793-6454.
47. Avaneesh K. Dubey, and **R.K. Nagaria**, "Low-power high-speed CMOS double tail dynamic comparator using self-biased amplification stage and novel latch stage," *Analog Integrated Circuits and Signal Processing*, Vol. 28, no. (09), 2019: 1950157. ISSN:1573-1979.
48. Naveen Kumar Gupta, Rama Shankar Yadav and **Rajendra Kumar Nagaria**, "3D Geographical Routing in Wireless Ad Hoc and Sensor Networks: An Overview", *Wireless Networks*, 2019 pp.1-18. ISSN 1572-8196 (online).
49. Vikrant Varshney, and **R. K. Nagaria**, " An Unbalanced Clock Based Dynamic Comparator: A High-Speed Low-Offset Design Approach for ADC Applications," *Advances in Electrical and Electronic Engineering*, Vol. 17, no. 4 (2019), pp. 446-458.ISSN: 1804-3119.
50. Pratosh Kumar Pal, and **R. K. Nagaria**, "A Sub-1 V nanopower subthreshold current and voltage reference using current subtraction technique and cascoded active load," *Integration, the VLSI Journal*, Vol. 71 (2020),pp. 115-124.ISSN: 0167-9260.
51. Vikrant Varshney, and **Rajendra Kumar Nagaria**, "Design and Analysis of Ultra High-Speed Low-Power Double Tail Dynamic Comparator using Charge Sharing Scheme." *AEU-International Journal of Electronics and Communications*, Vol. 116, (2020): 153068(1-15).ISSN: 1434-8411.
52. Priyanka Singh, and **R. K. Nagaria**. "Electronically tunable DV-EXCCCII-based universal filter." *International Journal of Electronics Letters*, (2020): pp. 1-17.ISSN: 2168-1732.
53. Varshney, Vikrant, Avaneesh K. Dubey, and **R. K. Nagaria**. "Design and Performance of High-Speed Energy-Efficient CMOS Double Tail Dynamic Latch Comparator Using GACOPA Load Suitable for Low Voltage Applications." *Journal of Circuits, Systems and Computers* ,Jan 2021, 2150191, DOI: 10.1142/S0218126621501917.
54. Gupta, Naveen Kumar, Yadav, Rama Shankar, **Nagaria, Rajendra Kumar** and Gupta, Deepak. "An Angular 3D Path Selection Protocol in Wireless Sensor Networks" *Open Computer Science*, vol. 11, no. 1, 2021, pp. 190-207. <https://doi.org/10.1515/comp-2020-0203>

Publications in International Conferences

1. **R.K.Nagarja** and B.R.Vishvakarma, "Effect of Substrate Thickness and its Permittivity on the Radiation Characteristics of Microstrip Antenna", *Proc. International Wireless and Telecommunications Symposium (IWTS'99), Shah Alam, Malaysia, May 1999.*
2. **R.K.Nagarja**, P.Venkateswaran, S.K.Sanyal and R.Nandi, "Digital Tuning of Analog Wave Processor", *Proc. International Conference on Control, Instrumentation and Information Communication, (CIIC-2001), Department of Applied Physics, University of Calcutta, pp.437-442, Dec.2001.*
3. **R.K. Nagarja**, P. Venkateswaran, S.K. Sanyal and R. Nandi, "A new programmable universal filter using current feedback amplifiers", *IEEE Proc. (ACE-2002), Kolkata, India, pp. 134-137, Dec. 2002.*
4. **R.K. Nagarja**, P. Venkateswaran, S.K. Sanyal and R. Nandi, "Single – Tunable active – RC networks using current feedback amplifiers", *Proc. International Signal Processing Conference (ISPC), Dallas, Texas, USA, pp. 1-6, Apr. 2003.*
5. **R.K. Nagarja**, A. Goswami, P. Venkateswaran, S.K. Sanyal and R. Nandi, "Voltage- controlled integrators / differentiators using current feedback amplifier", *IEEE Proc. International Symposium on Signals, Circuits and Systems (SCS 2003), Iasi, Romania, Vol.2, No.2, pp. 573-576, July 2003, ISBN: 0-7803-7979-9.*
6. T.K. Bandyopadhyay, **R.K.Nagarja**, S.K. Sanyal and R. Nandi, "Lossless inductor using current feedback amplifier", *IEEE Proc. International Symposium on Signals, Circuits and Systems (ISSCS 2005), Iasi, Romania, Vol.2, No.2, pp. 689-692, July 2005, ISBN:0-7803-9029-6.*
7. Harikishore S., **R.K.Nagarja** and Asim Mukherjee, "Active Contours using Level sets without re-initialization for medical image segmentation" *Proc. International Conference on Information & Communication Technology (IICT-2007), D.I.T. Dehradun, pp. 402-406, July 2007.*
8. Pankaj Kumar Sharma, Chhavi Sharma, T.N.Sharma and **R.K.Nagarja**, "Serial Concatenated Codes using SISO module in wireless communication systems", *Proc. International Conference on Advanced computing and communication Technologies, (ICACCT-2007), Asia Pacific Institute of Information Technology SD India, Panipat, India, pp.416-420, Nov. 2007.*
9. Pankaj Sharma, Chhavi Sharma and **R.K.Nagarja**, "Performance of OFDM using space time turbo coding for future high data rate wireless communication system", *Proc. International Conference on Recent Applications of Soft computing in Engineering & Technology, (RASJET-07), Institute of Engineering & Technology, Alwar, India, pp.374-378, Dec. 2007.*
10. Pankaj Sharma, **R.K.Nagarja** and T.N.Sharma, "PAPR reduction for MC-CDMA scheme by partial transmit sequence techniques in wireless communication system", *Proc. International Conference on Soft Computing (ICSC-08), Institute of Engineering & Technology, Alwar, India, pp.28, Nov. 2008.*
11. B.Mohapatra, **R.K.Nagarja** and S.Tiwari, "Capacity utilization of protecting WDM optical networks for unicast and multicast traffic", *IEEE Proc. International Advance Computing*

Conference (IACC-09), Thaper University, Patiala, India, pp.1146-1151, March 2009, ISBN: 978-1-4244-2927-1.

12. Pankaj Kumar Sharma, **R.K.Nagarja** and T.N.Sharma, "PAPRreductions for OFDM scheme by new partial transmit sequence technique in wireless communication systems", *IEEE Proc. International Conference on Computational Intelligence, Communication Systems and Networks (CICSyN - 2009), Indore, India, pp.114-118, July 2009, ISBN: 978-0-7695-3743-6.*
13. Rakesh Kumar Singh and **R.K.Nagarja**, "A New Performance Enhancement Technique of the Current Feedback Amplifier", *IEEE Proc. International Conference on Advances in Computing, Control, and Telecommunication Technologies (ACT-2009), Trivendrum, India, pp. 695-701 , Dec. 2009, ISBN: 978-1-4244-5321-4*
14. V. Narendar, S. Wairya, **R. K. Nagarja** and S. Tiwari, "Comparative Study of High-Speed Full Adder Circuits for Low-Voltage," *IEEE Proc. International Conference on Recent advance in e-Communication and i-Technologies,(REACT-2010-OPPNET), Chennai, India, pp. 90, April 2010.*
15. S. Wairya, **R. K. Nagarja** and S. Tiwari, "A Novel CMOS Full Adder Topology for Low Voltage VLSI Applications" *IEEE Proc. International Conference on Emerging Trends in Signal Processing & VLSI Design (SPVL-2010), Hyderabad, India, pp. 1142-1146, June 2010.*
16. S. Wairya, **R. K. Nagarja** and S. Tiwari, "New Design Methodologies for High Speed Low-Voltage 1-Bit CMOS Full Adder Circuits" *IEEE Proc. International Conference on Advances in Information, Communication Technology and VLSI Design, (ICAICV-2010), Coimbatore, India, ICA 98, pp. 1-6, August 2010.*
17. S. Wairya, **R. K. Nagarja** and S. Tiwari, "Design of Low Power High Speed CMOS Digital Phase Locked Loop" *IEEE Proc. International Conference on Advances in Information, Communication Technology and VLSI Design (ICAICV-2010), Coimbatore, India, ICA 99, August 2010.*
18. B.Mohapatra, **R.K.Nagarja** and S.Tiwari,"Link Utilization in Survivable WDM Mesh Network", *IEEE Proc.International Conference on Computer & Communication Technology, (ICCC-2010), Allahabad, India, pp. 360-366, Sep. 2010, ISBN: 978-1-4244-9033-2.*
19. S. Wairya, P. K. Tripathi, V. Narender, **R. K. Nagarja** and S. Tiwari, "A New High Performance Adder-Cell Design and Analysis with minimum Transistors" *Proc. International Conference on Current Trends in Technology, (NUiCONE-2010), Institute of Technology, Nirma University, Ahmedabad, India, pp. 1- 6, Dec. 2010.*
20. Rakesh Kumar Singh, and **R. K. Nagarja**, "Comparative Study of CMOS-CFA Topology Suitable for Low Voltage Application" *IEEE Proc. International Conference on Power, Control & Embedded Systems (ICPCES 2010), Allahabad, India, pp. 1-6, Nov./ Dec. 2010, ISBN: 978-1-4244-8543-7.*
21. Adarsh Kumar Agrawal, Shivshankar Mishra, and **R. K. Nagarja**, "Proposing A Novel Low Power High Speed Mixed GDI Full Adder Topology" *IEEE Proc. International Conference on Power, Control & Embedded Systems (ICPCES 2010), Allahabad, India, pp. 1-6, Nov./Dec. 2010, ISBN:978-1-4244-8543-7.*

22. S.Wairya, Himanshu Pandey, **R. K. Nagaria** and S. Tiwari, "Ultra Low Voltage High Speed 1-Bit CMOS Adder" *IEEE Proc. International Conference on Power, Control & Embedded Systems (ICPCES 2010)*, Allahabad, India, pp. 1-6, Nov./Dec. 2010, ISBN: 978-1-4244-8543-7.
23. V. Narender, S. Wairya, **R. K. Nagaria** and S. Tiwari, "Design of High-Performance CMOS 1-Bit Full Adder Circuits for VLSI Application", *Proc. International Conference on Advance in Electrical & Electronics Engineering, (ICAEET – 2011)*, MIT, Moradabad, India, pp. 37- 38, Feb. 2011.
24. Rakesh Kumar Singh and **R. K. Nagaria**, "Performance Evaluation of Indirect Feedback Compensated CMOS CFA for Low Voltage VLSI Application", *Proc. International Conference on Advance in Electrical & Electronics Engineering, (ICAEET – 2011)*, MIT, Moradabad, India, pp. 30, Feb. 2011.
25. P.K.Sharma, Chavi Sharma, **R.K.Nagaria**, and T.N Sharma, "New Peak-to-Average Power Ratio(PAPR) Reduction Technique For OFDM System Using Selected Mapping With Zero Correlation Zone Sequence", *Proc. International Conference on Advance in Electrical & Electronics Engineering, (ICAEET – 2011)*, MIT, Moradabad, India, pp.1-2, Feb. 2011.
26. B. Mohapatra, **R.K. Nagaria** and S. Tiwari "Protecting Multicast Session in Survivable WDM Mesh Networks", *Proc.4th International Multi- Conference on Engineering and Technological Innovation (IMETI- 2011)*, Orlando, Florida, USA, Vol.2, pp.135-140, July 2011.
27. SubodhWairya, Pankaj Kumar Tripathi, **Rajendra Kumar Nagaria** and SudarshanTiwari, "Novel Design Topologies for MOSCAP Majority Function Full Adder cells", *Proc.International Conference on Frontiers of Computer Science (ICFoCS-2011)*, Atria Institute of Technology, Bangalore, India, pp. 55, August 2011.
28. SubodhWairya, Garima Singh, Vishant, **R.K.Nagaria** and S.Tiwari, "Design Analysis of XOR (4T) based Low Voltage CMOS Full Adder Circuit", *IEEE Proc. International Conference on Current Trends in Technology, (NUiCONE-2011)*, Institute of Technology, Nirma University, Ahmedabad, India, pp. 1- 7, Dec. 2011, ISBN:978-1-4577-2168-7.
29. Amit Kumar Pandey, R.A.Mishra and **R.K.Nagaria**, "Low Leakage Power in sub-45nm with Multiple Threshold Voltages and Multiple Gate-Oxide Thickness footed Domino Circuits", *IEEE Proc. International Conference on Current Trends in Technology, (NUiCONE- 2011)*, Institute of Technology, Nirma University, Ahmedabad, India, pp. 1- 5, Dec. 2011, ISBN:978-1-4577-2168-7.
30. ShipraUpadhyay, R.A.Mishra and **R.K.Nagaria**, " Comparative Performance of Irreversible Adiabatic Logic Circuits for Low Power VLSI Design", *Proc. International Conference on Innovations and Advancements in Information and Communication Technology (ICIAICT-2012)*, Gautam Buddha University, Greater Noida , India, Vol.-III, pp. 379-386, March 2012.
31. ShipraUpadhyay, PrashantShekhar, **R. K. Nagaria** and R.A. Mishra, "MOS diode based adiabatic logic circuits", *IEEE Proc. International Symposium on Standards in Engineering and Technology (ISSET-2012)*, DTU, pp. 54-55, 2012.
32. Pushpa Rani, Amit Kumar Pandey, **R.K.Nagaria** and R.A. Mishra, " A Survey on Different Keeper Design Topologies for high Speed Wide AND- OR Domino Circuits", *IEEE Proc.*

Students' Conference on Engineering and Systems (SCES 2012), MNNIT Allahabad, pp. 57, March 2012, ISBN:978-1-4673-0455-9.

33. Amit Kumar Pandey, Suman Deep Kaur, Ram Awadh Mishra and **Rajendra Kumar Nagaria**, "Leakage power reduction for domino circuits in 45 nm CMOS technologies", *IEEE Proc. International Conference on Power, Control & Embedded Systems (ICPCES-2012)*, MNNIT Allahabad, pp. 1-5, December 2012, ISBN:978-1-4673-1049-9.
34. Sujeet Kumar, SanchitSinghal, Amit Kumar Pandey, **R.K.Nagaria**, "Design and Simulation of Low Power Dynamic Logic Circuit Using Footed Diode Domino Logic", *IEEE Proc. Students' Conference on Engineering and Systems (SCES 2013)*, MNNIT Allahabad, pp.87 , April 2013, ISBN:978-1-4673-5630-5.
35. PriyankaSrivastava, Vishant, Rakesh K. Singh & **R.K.Nagaria**, "Design and Implementation of High Performance Array Multipliers for Digital Circuits", *IEEE Proc. Students' Conference on Engineering and Systems (SCES 2013)*, MNNIT Allahabad, pp.73 , April 2013, ISBN:978-1-4673-5630-5.
36. Y. Krishna Mohan, A.K. Pandey, Rakesh K. Singh and **R.K.Nagaria**, "New Domino Logic Designs for Static Outputs in Evaluation Phase for High Frequency Inputs", *IEEE Proc. Students' Conference on Engineering and Systems (SCES 2013)*, MNNIT Allahabad, pp.87 , April 2013, ISBN:978-1-4673-5630-5.
37. SanchitSinghal, Sujeet Kumar, ShipraUpadhyay, **R.K.Nagaria**, "Comparative Study of Double Gate SOI FinFET and Trigate Bulk MOSFET Structures", *IEEE Proc. Students' Conference on Engineering and Systems (SCES 2013)*, MNNIT Allahabad, pp.84, April 2013, ISBN:978-1-4673-5630-5.
38. Jyotsana Singh, RakeshK. Singhand **R.K.Nagaria**, "Design and Simulation of Differential Logic With Reduced Logic Tree for High Performance VLSI Circuits", *IEEE Proc. Students' Conference on Engineering and Systems (SCES 2014)*, MNNIT Allahabad, pp.70 , May 2014.
39. Sankit R Kassa, **R.K.Nagaria**, "A Review on Robust Low Power System Level Digital Circuit Design Approaches in Nano-CMOS Technologies", *Proc. International Conference on Computer and Communication Technology (ICCCT-2015)*, MNNIT Allahabad, pp.371-375, Sep. 2015, ISBN:978-1-4503-3552-2.
40. Avaneesh K. Dubey, **R.K.Nagaria**, Pratosh K. Pal, Rakesh K. Singh, "Enhanced Slew Rate, Constant- g_m Rail-to-Rail OpAmp using 1:2 Current Mirror Biasing Technique", *IEEE Proc. International Conference on Computing, Communication and Automation (ICCCA-2016)*, School of Computing Science and Engineering, Galgotias University, Greater Noida, U.P., India, pp.184, 29-30 April 2016, ISBN: 978-1-5090-1666-2.
41. Pratosh K. Pal, Avaneesh Kumar Dubey, Sankit R. Kassa and **R.K.Nagaria**, "Voltage Comparison Based High Speed & Low Power Domino Circuit for wide fan-in Gates", *IEEE Proc. International Conference on Electron Devices and Solid-State Circuits (EDSSC'16)*, The University of Hong Kong, Hong Kong, pp. 99-102, August 3-5, 2016, ISBN: 978-1-5090-1830-7.
42. Thota Ravi Sankar, Sankit R. Kassa, **R.K.Nagaria** and Ankur Kumar, "Performance Analysis of Footed Quasi Resistance Scheme for Low Power VLSI Circuits", *IEEE Proc. International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES'16)*, Delhi

Technological University, Delhi-110042, India, pp.1-5, July 4-6, 2016, ISBN: 978-1-4673-8587-9.

43. Ankur Kumar, Sankit R. Kassa, Avaneesh K. Dubey, **R.K.Nagaria** and R.K.Singh, "Logical Effort Method for Dynamic Power and Delay Estimation of Multi-Threshold CMOS and Its Application in Low Power VLSI", *Proc. International Conference on Advance Computational Technique in Information & Communication Technology (ICACTICT-16)*, KNIT Sultanpur, India, pp. 3-9, 23-24 September, 2016, ISBN: 978-9-3862-5600-3.
44. Rahul Jain, Avaneesh K. Dubey, Vikrant Varshney, and **R.K.Nagaria**, "Design of Low-Power High-Speed Double-Tail Dynamic CMOS Comparator using Novel Latch Structure", *IEEE Proc. Uttar Pradesh Section International Conference on Electrical, Computer and Electronics (UPCON-2017)*, GLA University, Mathura, pp. 223-229, Oct. 26-28, 2017, ISBN: 978-1-5386-3003-7.
45. Vivek Saraswat, Ankur Kumar, Pratosh Kumar Paland, **R.K.Nagaria**, "A Survey on Different Modules of Low-Power High-Speed Hybrid Full Adder Circuits", *IEEE Proc. Uttar Pradesh Section International Conference on Electrical, Computer and Electronics (UPCON) GLA University, Mathura*, pp. 334-339, Oct. 26-28, 2017, ISBN: 978-1-5386-3003-7.
46. Shreyashi, Shuchi Nagaria, Ankur kumar and **R.K. Nagaria**, "A Novel Approach for Delay Variation Reduction in Domino Logic Gates using Keeper Circuit", *14th IEEE Proc. India Council International Conference (INDICON-2017)*, IIT Roorkee, India, December 15-17 2017.
47. Vikrant Varshney, Avaneesh K. Dubey, Ankur Kumar, Pratosh K Paland, **R. K. Nagaria**, "Design of Power Efficient Low-Offset Dynamic Latch Comparator using 90nm CMOS Process", *3rd IEEE International Conference on Innovative Applications of Computational Intelligence on Power, Energy and Controls with their Impact on Humanity (CIPECH-18)*, KIET Group of Institutions, Ghaziabad, India, pp. 251-255, Nov. 1-2, 2018.
48. Manav Bansal, Ankur Kumar, Priyanka Singh and **R.K.Nagaria**, "A Novel 10T SRAM cell for Low Power Applications", *5th IEEE Proc. Uttar Pradesh Section International Conference on Electrical, Computer and Electronics (UPCON) MMM University of Technology, Gorakhpur (UP) India*, pp. 50, Nov. 2-4, 2018.
49. Ankur Kumar, Vikrant Varshney, Pratosh K Pal and **R. K. Nagaria**, Avaneesh K. Dubey "A Modified High Speed Domino with Low Leakage for Wide Fan-in Domino OR-Gate", *15th IEEE International Conference on Computer, Electrical and Electronics (INDICON)*, Amrita Vishwa Vidyapeetham Coimbatore, India, 16-18 December 2018.
50. Pratosh K Pal, Avaneesh K. Dubey, Ankur Kumar, Vikrant Varshney and **R. K. Nagaria**, "A 0.55V, 28.6ppm/oC Nanopower Subthreshold Voltage Reference with Body Biasing", *15th IEEE International Conference on Computer, Electrical and Electronics (INDICON)*, Amrita Vishwa Vidyapeetham Coimbatore, India, 16-18 December 2018.
51. Naveen Kumar Gupta, R. S. Yadav and **R. K. Nagaria**, "Void Handling in 3D Wireless Sensor Networks", *15th IEEE International Conference on Computer, Electrical and Electronics (INDICON)*, Amrita Vishwa Vidyapeetham Coimbatore, India, 16-18 December 2018.
52. Avaneesh K. Dubey, Pratosh K Pal, Vikrant Varshney, Ankur Kumar, and **R. K. Nagaria** "Design and Performance of High-speed Low-Offset CMOS Double-Tail Dynamic Comparators

- using Offset Control scheme”, *9th IEEE Annual International Conference on Information Technology, Electromechanical and Microelectronics (IEMECON), at University of Engineering and Management, Jaipur, 13-15 March 2019.*
53. Naveen Kumar Gupta, Rama Shankar Yadav and **Rajendra Kumar Nagaria**, “Energy Efficient Angle based Route Selection in 3D Wireless Sensor Networks”, *Proceedings of the 58th SICE Annual Conference (SICE-2019)*, Page no. 388-393, at Hiroshima Japan, 10-13 September 2019.
 54. Avaneesh K. Dubey, Vikrant Varshney, Ankur Kumar, Pratosh K Pal, and **R. K. Nagaria** “Design and performance of High-Speed CMOS Double tail Dynamic Comparator suitable for Mixed-Signal ICs”, *2nd International Conference on VLSI, Communication and Signal Processing (VCAS 2019)*, 21-23 October 2019. MNNIT Allahabad, Prayagraj (Uttar Pradesh), India. (Accepted and Presented)
 55. Ankur Kumar, Pratosh K Pal, Vikrant Varshney, Avaneesh K. Dubey, and **R. K. Nagaria** “Leakage Tolerant Low Power Wide Fan-in OR-logic Domino Circuit”, *2nd International Conference on VLSI, Communication and Signal Processing (VCAS 2019)*, 21-23 October 2019, MNNIT Allahabad, Prayagraj (Uttar Pradesh), India. . (Accepted)
 56. Ankur Kumar, Vikrant Varshney, Priyanka Singh, and **R.K. Nagaria**, “A variation and noise tolerant wide fan-in OR-Logic Domino circuit”, *6th IEEE Uttar Pradesh Section International Conference on Electrical, Computer and Electronics (UPCON)*, pp. 1-6, 2019.
 57. Vikrant Varshney, Ankur Kumar, Avaneesh K. Dubey, Priyanka Singh, and **R.K. Nagaria**, “A High-Speed Energy-Efficient CMOS Dynamic Latch Comparator for Low-Voltage Applications”, *6th IEEE Uttar Pradesh Section International Conference on Electrical, Computer and Electronics (UPCON)*, pp. 1-6, 2019.
 58. Priyanka Singh, Vikrant Varshney, Ankur Kumar, and **R.K. Nagaria**, “Electronically Tunable First Order Universal Filter based on CCDDCCTA”, *In 3rd IEEE International Conference on Information and Communication Technology (CICT), IIIT Allahabad, Dec 2019.* (Accepted and Presented)
 59. Avaneesh K. Dubey, Pratosh K. Pal, Vikrant Varshney, Ankur Kumar, and **R.K. Nagaria**, “Impact of Channel Doping Fluctuation and Metal Gate Work Function Variation in FD-SOI MOSFET for 5nm BOX Thickness”, *In 3rd IEEE International Conference on Information and Communication Technology (CICT), IIIT Allahabad, Dec 2019.*
 60. Naveen Kumar Gupta, Rama Shankar Yadav and **Rajendra Kumar Nagaria**, “Anchor Based Geographical Routing in WSN”, *9th International Conference on Software and Computer Applications, (ICSCA-2020), at Langkawi, Malaysia, 18-21 February 2020.*
 61. Avaneesh K. Dubey, Vikrant Varshney, Ankur Kumar, Pratosh K. Pal, and **R. K. Nagaria**. "Low-Power Enhanced Speed Two-Tail Dynamically Controlled Comparator Suitable for Subthreshold CMOS Circuits." *In: 2020 3rd International Conference on VLSI, Communication and Signal Processing (VCAS), MNNIT Allahabad, Oct. 2020.* (SCOPUS Indexed)
 62. Priyanka Singh, Vikrant Varshney, Ankur Kumar, and **R. K. Nagaria**. "DV-EXCCCII based Electronically Tunable Voltage Mode All Pass Filter." *In: 2020 3rd International Conference on VLSI, Communication and Signal Processing (VCAS), MNNIT Allahabad, Oct. 2020.* (SCOPUS Indexed)

63. Priyanka Singh, Vikrant Varshney, Ankur Kumar, and **R. K. Nagaria**. "DV-EXCCCII based Electronically Tunable Current mode filter." *In: 2020 3rd International Conference on VLSI, Communication and Signal Processing (VCAS), MNNIT Allahabad, Oct. 2020.* (SCOPUS Indexed).
64. Ankur Kumar, Sajal Agarwal, Vikrant Varshney, Abhilasha Jain and **R. K. Nagaria**, "A Study of Leakage and Noise Tolerant Wide Fan-in OR Logic Domino Circuits", *Nanotechnology: Device Design and Applications, CRC Series, Taylor and Francis. (Accepted as Book Chapter on 11 May 2021)*

Publications in National Conferences

1. **R.K.Nagaria** and J.P.Saini, "Fuzzy Logic Concepts and Techniques for Engineering with an Application to PID Controller", *Proc. Sixth Annual Conference of Vijnana Parishad of India, B.I.E.T., Jhansi (U.P.)*, pp.52, Dec. 1996.
2. **R.K.Nagaria** and A.K.Singh, "Tuning and Control of Fuzzy Systems using Parameter Estimation Technique", *Proc. National Conference on Impact of Electronics on Automation: The Indian Scenario, University of Roorkee, India, Jan. 1997.*
3. **R.K.Nagaria**, "Green's Function Technique for Radiation Pattern Analysis of Ring Type Microstrip Antenna", *Proc. National Seminar on Recent Trends in Communication (RTC-97), Regional Engineering College, Hamirpur (H.P.), India*, pp. 63-66, Feb. 6-7, 1998.
4. **R.K.Nagaria** and B.R.Vishvakarma, "Effect of Parasitic Element Loading on the Radiation Characteristics of Triangular Microstrip Stacked Antenna", *Proc. All India Seminar on Trends in Personal & Wireless Communications, Institutions of Engineers (India), Bhubaneswar, April 1999.*
5. **R.K.Nagaria**, RakeshK.Singh and InduPrabha Singh, "Electronically Tunable CFA-based differential integrator / differentiator", *Proc. National Conference on Communication & Computational Techniques: Current & Future Trends (NCCT- 06), D.I.T. Dehradun, India*, pp. 489- 491, Feb. 2006.
6. **R.K. Nagaria** "New voltage controlled integrators / differentiators using current feedback amplifier", *IEEE Proc. National Conference on Communication & Signal Processing (NCCSP-2007), Mumbai, India, April 2007.*
7. Pramod Sharma, Pankaj Sharma, R.K.Singh and **R.K.Nagaria**, "Intellectual property policymaking trends & orientation for the development of technical assistance- A Review", *National Workshop on Intellectual Property (NWIP-2007): Strategies for Innovation, Generation & Protection, MNNIT, Allahabad, India Dec.2007.*
8. Pankaj Sharma, R.K.Singh, Pramod Sharma, **R.K.Nagaria** and T.N.Sharma, "A review report on valuation and exploitation of intellectual property", *National Workshop on Intellectual Property (NWIP-2007): Strategies for Innovation, Generation & Protection, MNNIT, Allahabad, India, Dec. 2007.*
9. Pankaj Kumar Sharma, **R.K.Nagaria** and T.N.Sharma, "Peak to average power ratio reduction for OFDM using dynamic selected mapping" *Proc. National Conference on Emerging Technologies (NCET-09), MIT, Moradabad, India*, pp.385-389, Jan. 2009.